The role involves leading the physical design of ASICs, overseeing all phases from RTL to GDSII, and enhancing design methodologies.
Join the leading chiplet startup! As an Eliyan Sr Staff / Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will oversee and optimize the entire design flow, including synthesis, place-and-route (PNR), static timing analysis (STA), electromigration/IR drop analysis (EM/IR), and physical verification (PV – DRC, LVS, Antenna). You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits.
Responsibilities:
- Define and execute IP block and partition physical design strategy across projects, aligning schedules, resources, and milestones to company tapeout goals.
- Lead mixed signal placement and routing, enforcing analog keepouts, shielding, and DRC aware methodologies while integrating digital logic cleanly.
- Own system and block integration for floorplanning, power, placement, CTS, and constraints, ensuring consistent interfaces across hierarchy and reuse
- Drive end to end IP physical implementation from RTL handoff through GDSII, managing iterations, ECOs, and closure plans across corners
- Develop and maintain block specific flow customizations for synthesis, PNR, EM IR, STA, and physical verification to improve QoR and predictability
- Deliver robust constraints methodology, pushing timing intent from system to block and back, maintaining mode and corner correctness for signoff
- Run and close subsystem signoff including STA, EM IR, SI, DRC, LVS, antenna, and metal fill, meeting reliability and manufacturability requirements
- Optimize clock architecture and CTS for skew, latency, and power, including skew group definitions and balancing across library corners
- Collaborate with front end, DFT, packaging, and manufacturing to resolve integration risks, test mode impacts, and physical interface requirements
- Provide clear status, risk, and mitigation reporting to leadership, using metrics driven dashboards for PPA, convergence, and schedule predictability
Minimum Qualifications:
- Expertise in physical design, timing closure, and signoff for small to large ASIC IP blocks, including mixed signal integration and subsystem closure ownership
- Strong hands-on experience with floorplanning, power planning, placement, CTS, routing, EM IR, STA, and PV signoff across MMMC scenarios
- Proven ability to improve flows through automation and scripting, with disciplined debug skills and data driven QoR and runtime optimization mindset
- Excellent cross functional leadership and communication skills to drive alignment, technical reviews, and closure decisions under aggressive timelines
Similar Jobs
Artificial Intelligence • Healthtech • Machine Learning • Natural Language Processing • Biotech • Pharmaceutical
Lead portfolio-level commercial strategy for Internal Medicine and Antivirals, prioritizing investments, advising senior leadership, and driving early commercial assessments, business development input, and AI-enabled decision frameworks to maximize portfolio value across development, launch, lifecycle, and external innovation.
Artificial Intelligence • Healthtech • Machine Learning • Natural Language Processing • Biotech • Pharmaceutical
Lead early commercial and portfolio strategy for Inflammation & Immunology pipeline assets. Develop long-range commercial plans, early product concepts, opportunity assessments, and decision materials. Partner cross-functionally with R&D, Medical Affairs, Access, Analytics, BD, and commercial teams. Use AI-enabled approaches to synthesize scientific, clinical, market, and competitive insights to inform portfolio priorities, investment decisions, and launch readiness.
Top Skills:
Ai-Enabled Tools
Artificial Intelligence • Big Data • Healthtech • Information Technology • Machine Learning • Software • Analytics
Co-op software developer contributing to application and backend service development, web clients, and cloud deployments. Collaborate with cross-functional teams, write and test code, troubleshoot issues, support CI/CD and containerization, and gain exposure to healthcare standards and medical imaging workflows.
Top Skills:
Automation ToolsAWSAzureC#C++Ci/CdDatabase ManagementDockerGCPJavaScriptKubernetesModern Browser StandardsPythonSQL ServerWeb DevelopmentWindows Server
What you need to know about the Montreal Tech Scene
With roots dating back to 1642, Montreal is often recognized for its French-inspired architecture and cobblestone streets lined with traditional shops and cafés. But what truly sets the city apart is how it blends its rich tradition with a modern edge, reflected in its evolving skyline and fast-growing tech industry. According to economic promotion agency Montréal International, the city ranks among the top in North America to invest in artificial intelligence, making it le spot idéal for job seekers who want the best of both worlds.
Key Facts About Montreal Tech
- Number of Tech Workers: 255,000+ (2024, Tourisme Montréal)
- Major Tech Employers: SAP, Google, Microsoft, Cisco
- Key Industries: Artificial intelligence, machine learning, cybersecurity, cloud computing, web development
- Funding Landscape: $1.47 billion in venture capital funding in 2024 (BetaKit)
- Notable Investors: CIBC Innovation Banking, BDC Capital, Investissement Québec, Fonds de solidarité FTQ
- Research Centers and Universities: McGill University, Université de Montréal, Concordia University, Mila Quebec, ÉTS Montréal
