Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.
Join the leading chiplet startup! As an Eliyan Staff Digital Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. In this role you will lead the frontend design of our D2D PHY - the core tech behind NuLink, our chiplet interconnect platform. You'll own the digital PHY from microarchitecture through synthesis, working closely with our architecture, analog, verification, and physical design teams. This is a hands-on technical leadership role. You'll define PHY architecture, write RTL, optimize for synthesis, create timing constraints, develop firmware sequences, and ensure clean integration across the stack. Your work directly enables next-gen chiplet-based AI and HPC systems. We offer a fun work environment with excellent benefits. ONSITE M-F.
Key Responsibilities:
- Architecture & RTL Design
- Own D2D PHY digital design from microarchitecture definition through synthesis and PD handoff
- Design data path and clocking architecture for UCIe-compliant advanced package PHY
- Write RTL for link training, calibration engines, rate adaptation, CDC, FIFO alignment, and lane deskew
- Create microarchitecture specs with power analysis, latency metrics, and performance characterization
- Make architectural trade-offs balancing performance, power, area, and timing
- Synthesis & Optimization
- Drive synthesis optimization: area, timing, power, QoR
- Create comprehensive SDC constraints for multi-clock domains, false paths, multi-cycle paths, CDC
- Generate UPF power specifications with voltage domains, isolation, and retention
- Establish LINT/CDC flows with rulesets and waiver management
- Deliver synthesis-ready netlists with handoff documentation for physical design
- Technical Leadership & Collaboration
- Coordinate with analog PHY team on digital control for TX/RX, PLL, calibration
- Partner with verification team on testbench requirements, coverage goals, and protocol compliance
- Collaborate with physical design on placement guidelines, clock tree requirements, routing constraints
- Work with firmware team on register interfaces, link training sequences, runtime control
- Mentor 2-3 digital designers on frontend design and synthesis optimization
- Drive design reviews and technical decisions across teams
Required Qualifications:
- 8+ years digital frontend design with 4+ years in PHY or high-speed interfaces
- 3+ successful tapeouts as design lead in advanced nodes (7nm or below)
- Deep expertise in D2D PHY, DDR PHY, or SerDes digital design
- Expert SystemVerilog RTL design with strong synthesis optimization skills
- Strong understanding of UCIe or other high-speed interfaces like DDR/Serdes
- Advanced CDC design, link training protocols, elastic buffer architectures
- Hands-on with synthesis tools (Synopsys DC/Fusion Compiler or Cadence Genus)
- Experience with SDC constraints, UPF, STA methodology
- Proven ability to lead frontend design and coordinate across teams
Preferred Qualifications:
- 12+ years with demonstrated technical leadership
- UCIe PHY design or certification experience
- DDR4/DDR5/LPDDR PHY or DFI interface experience
- SerDes digital control (TX/RX equalization, CDR), PCIe PHY, or CXL PHY experience
- Advanced packaging knowledge: 2.5D, 3D, organic substrate
- Firmware development for PHY control or low-level driver implementation
- Python/Perl/Tcl scripting for design automation
- Publications or patents in PHY design
Top Skills
Cadence Genus
Cxl
Ddr4
Ddr5
Pcie
Perl
Python
Sdc
Serdes
Sta
Synopsys Dc
Systemverilog
Tcl
Ucie
Upf
Similar Jobs
Artificial Intelligence • Cloud • Consumer Web • Productivity • Software • App development • Data Privacy
The Principal Product Manager will lead the strategy and execution for Dropbox's Teams and Collaboration experience, focusing on alignment across multiple product streams, delivering growth, and mentoring other PMs.
Top Skills:
B2BCollaboration ToolsCommunications ToolsProductivity ToolsSaaSWorkflow Tools
Artificial Intelligence • Cloud • Consumer Web • Productivity • Software • App development • Data Privacy
The Senior Data Scientist will leverage data-driven insights to guide product roadmaps, build foundational tools for AI/ML growth, and communicate findings effectively to influence business decisions.
Top Skills:
PythonSQL
Artificial Intelligence • Cloud • Consumer Web • Productivity • Software • App development • Data Privacy
The job responsibilities and requirements are currently to be determined (TBD).
What you need to know about the Montreal Tech Scene
With roots dating back to 1642, Montreal is often recognized for its French-inspired architecture and cobblestone streets lined with traditional shops and cafés. But what truly sets the city apart is how it blends its rich tradition with a modern edge, reflected in its evolving skyline and fast-growing tech industry. According to economic promotion agency Montréal International, the city ranks among the top in North America to invest in artificial intelligence, making it le spot idéal for job seekers who want the best of both worlds.
Key Facts About Montreal Tech
- Number of Tech Workers: 255,000+ (2024, Tourisme Montréal)
- Major Tech Employers: SAP, Google, Microsoft, Cisco
- Key Industries: Artificial intelligence, machine learning, cybersecurity, cloud computing, web development
- Funding Landscape: $1.47 billion in venture capital funding in 2024 (BetaKit)
- Notable Investors: CIBC Innovation Banking, BDC Capital, Investissement Québec, Fonds de solidarité FTQ
- Research Centers and Universities: McGill University, Université de Montréal, Concordia University, Mila Quebec, ÉTS Montréal
